

UNITED STATES PATENT AND TRADEMARK OFFICE

UNITED STATES DEPARTMENT OF COMMERCE United States Patent and Trademark Office Address: COMMISSIONER FOR PATENTS P.O. Box 1450 Alexandria, Virginia 22313-1450 www.uspto.gov

APPLICATION NO.	FILING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO.
10/796,859	03/08/2004	Jonathon C. Stiff	2059/US/2	2439
60879	7590 06/16/2006		EXAMINER	
BROWNSTEIN HYATT & FARBER 410 SEVENTEENTH STREET 22ND FLOOR			HERNANDEZ, WILLIAM	
			ART UNIT	PAPER NUMBER
DENVER,		2816		
			DATE MAILED: 06/16/2006	

Please find below and/or attached an Office communication concerning this application or proceeding.

	Applicati n N .	Applicant(s)			
	10/796,859	STIFF ET AL.			
Offic Action Summary	Examin r	Art Unit			
	William Hernandez	2816			
The MAILING DATE f this communication appears on thoc ver sheet with the correspondence address Period for Reply					
A SHORTENED STATUTORY PERIOD FOR REPLY IS SET TO EXPIRE 3 MONTH(S) OR THIRTY (30) DAYS, WHICHEVER IS LONGER, FROM THE MAILING DATE OF THIS COMMUNICATION. - Extensions of time may be available under the provisions of 37 CFR 1.136(a). In no event, however, may a reply be timely filed after SIX (6) MONTHS from the mailing date of this communication. - If NO period for reply is specified above, the maximum statutory period will apply and will expire SIX (6) MONTHS from the mailing date of this communication. - Failure to reply within the set or extended period for reply will, by statute, cause the application to become ABANDONED (35 U.S.C. § 133). Any reply received by the Office later than three months after the mailing date of this communication, even if timely filed, may reduce any earned patent term adjustment. See 37 CFR 1.704(b).					
Status					
1)⊠ Responsive to communication(s) filed on 13 Ag 2a)□ This action is FINAL. 2b)⊠ This 3)□ Since this application is in condition for alloward closed in accordance with the practice under E	action is non-final. nce except for formal matters, pro				
Disp sition of Claims					
 4) Claim(s) 1-3 and 5-19 is/are pending in the appending of the above claim(s) is/are withdraw 5) Claim(s) 1-3 and 5-9 is/are allowed. 6) Claim(s) 10,12,13 and 15-19 is/are rejected. 7) Claim(s) 11 and 14 is/are objected to. 8) Claim(s) are subject to restriction and/or 	vn from consideration.				
Application Papers					
9) The specification is objected to by the Examiner 10) The drawing(s) filed on 01 November 2004 is/an Applicant may not request that any objection to the of Replacement drawing sheet(s) including the correction 11) The oath or declaration is objected to by the Examiner	re: a) \square accepted or b) \square objected or by accepted or by abjected acceptance. See ion is required if the drawing(s) is object.	e 37 CFR 1.85(a). lected to. See 37 CFR 1.121(d).			
Pri rity under 35 U.S.C. § 119					
 12) Acknowledgment is made of a claim for foreign priority under 35 U.S.C. § 119(a)-(d) or (f). a) All b) Some * c) None of: 1. Certified copies of the priority documents have been received. 2. Certified copies of the priority documents have been received in Application No. 3. Copies of the certified copies of the priority documents have been received in this National Stage application from the International Bureau (PCT Rule 17.2(a)). * See the attached detailed Office action for a list of the certified copies not received. 					
Attachment(s)					
 Notice of References Cited (PTO-892) Notice of Draftsperson's Patent Drawing Review (PTO-948) Information Disclosure Statement(s) (PTO-1449 or PTO/SB/08) Paper No(s)/Mail Date 	4) Interview Summary Paper No(s)/Mail Da 5) Notice of Informal P 6) Other:				

DETAILED ACTION

Applicant's amendment filed on 4/13/06 has been received and entered in the case. The amendment and argument presented therein overcome the non-enablement rejections and prior art rejections, and therefore, these are withdrawn. In view of the current reconsideration, new grounds of rejections are needed as set forth below. This action is NON- FINAL.

Claim Rejections - 35 USC § 112

- 1. The following is a quotation of the second paragraph of 35 U.S.C. 112:
 - The specification shall conclude with one or more claims particularly pointing out and distinctly claiming the subject matter which the applicant regards as his invention.
- 2. Claim 10 is rejected under 35 U.S.C. 112, second paragraph, as being indefinite for failing to particularly point out and distinctly claim the subject matter which applicant regards as the invention.

Regarding claim 10, it is not clear where the "pull-down transistor" is situated with respect to the rest of the circuit.

Claim Rejections - 35 USC § 102

3. The following is a quotation of the appropriate paragraphs of 35 U.S.C. 102 that form the basis for the rejections under this section made in this Office action:

A person shall be entitled to a patent unless -

⁽b) the invention was patented or described in a printed publication in this or a foreign country or in public use or on sale in this country, more than one year prior to the date of application for patent in the United States.

Art Unit: 2816

•

(e) the invention was described in (1) an application for patent, published under section 122(b), by another filed in the United States before the invention by the applicant for patent or (2) a patent granted on an application for patent by another filed in the United States before the invention by the applicant for patent, except that an international application filed under the treaty defined in section 351(a) shall have the effects for purposes of this subsection of an application filed in the United States only if the international application designated the United States and was published under Article 21(2) of such treaty in the English language.

4. Claims 10, 12, 13, 15, 17 and 19 are rejected under 35 U.S.C. 102(b) as being anticipated by Gillingham (USP 5,144,223).

Gillingham's Fig. 5 shows a circuit providing a current reference, comprising: a floating current mirror including a first transistor (11) and a second transistor (9);

at least one resistor (5 and 6) defining a voltage node;

a pull-down transistor (20); and

an output transistor (16);

wherein the first transistor is coupled with the at least one resistor and provides an amount of current thereto (transistor 11 is coupled to resistor 5 via transistor 8);

wherein the second transistor is coupled with the output transistor for providing a bias signal to the output transistor (transistor 9 is coupled to the gate of output transistor 16 via inverter 15); and

wherein the amount of current provided by the first transistor into the at least one resistor is mirrored to the second transistor (resistors 5 and 6 are coupled in series with transistor 11 with no diverting paths in-between) as called for in claim 10.

Regarding claim 12, Gillingham's Fig. 5 clearly shows the recited limitation.

Regarding claim 13, Gillingham's Fig. 5 shows the circuit of claim 10, wherein the amount of current mirrored to the second transistor provides a bias signal to the output

Art Unit: 2816

.

transistor (current flows through second transistor 9 towards the output transistor 16's gate, providing a bias signal).

Regarding claim 15, Gillingham's Fig. 5 clearly shows the recited limitation (also see col. 4: 43-44).

Regarding claim 17, Gillingham's Fig. 5 shows the circuit of claim 10, further comprising:

a protection transistor (8) coupled between the pull-down transistor and the floating current mirror.

Regarding claim 19, Gillingham's Fig. 5 shows the circuit of claim 10, wherein a load (19, 20 and 21) is coupled to the output transistor, the load receiving the current reference.

5. Claims 10, 12, 15 and 17-19 are rejected under 35 U.S.C. 102(b) as being anticipated by Kobatake (USP 6,204,724 B1).

Kobatake's Fig. 8 shows a circuit providing a current reference, comprising: a floating current mirror including a first transistor (P2) and a second transistor (P1);

at least one resistor (R1) defining a voltage node;

a pull-down transistor (N25); and

an output transistor (P3);

wherein the first transistor is coupled with the at least one resistor and provides an amount of current thereto (transistor P2 is coupled to resistor R1 via transistor N2);

Art Unit: 2816

**

wherein the second transistor is coupled with the output transistor for providing a bias signal to the output transistor (transistor P1's gate is coupled to the gate of output transistor P3); and

wherein the amount of current provided by the first transistor into the at least one resistor is mirrored to the second transistor (I_2 and I_1 are mirrored currents) as called for in claim 10.

Regarding claims 12 and 15, Kobatake's Fig. 8 clearly shows the recited limitations.

Regarding claim 17, Kobatake's Fig. 8 shows the circuit of claim 10, further comprising:

a protection transistor (P27) coupled between the pull-down transistor and the floating current mirror.

Regarding claim 18, Kobatake's Fig. 8 clearly shows the recited limitation.

Regarding claim 19, Kobatake's output transistor is clearly capable of being coupled to a load, the load then receiving the current reference.

6. Claims 10, 12, 13, 15, 16 and 19 are rejected under 35 U.S.C. 102(e) as being anticipated by Morishita et al. (USPAP 2004/0027194 A1).

Morishita et al.'s Fig. 11 shows a circuit providing a current reference, comprising:

a floating current mirror including a first transistor (21) and a second transistor (22);

at least one resistor (R1) defining a voltage node;

Art Unit: 2816

a pull-down transistor (24); and

an output transistor (NTT);

wherein the first transistor is coupled with the at least one resistor and provides an amount of current thereto (transistor 21 is coupled to resistor R1 via transistor 23);

wherein the second transistor is coupled with the output transistor for providing a bias signal to the output transistor (transistor 22 is coupled to the gate of output transistor NTT); and

wherein the amount of current provided by the first transistor into the at least one resistor is mirrored to the second transistor (i_0 and i_1 are mirrored currents) as called for in claim 10.

Regarding claim 12, Morishita et al.'s Fig. 11 clearly shows the recited limitations.

Regarding claim 13, Morishita et al.'s Fig. 11 shows the circuit of claim 10, wherein the amount of current mirrored to the second transistor provides a bias signal to the output transistor (current flows through second transistor 22 towards the output transistor NTT's gate, providing a bias signal).

Regarding claims 15 and 16, Morishita et al.'s Fig. 11 clearly shows the recited limitations.

Regarding claim 19, Morishita et al.'s output transistor is clearly capable of being coupled to a load, the load then receiving the current reference.

Allowabl Subject Matter

7. Claims 1-3 and 5-9 are presently allowed.

Art Unit: 2816

- 8. Claims 11 and 14 are objected to as being dependent upon a rejected base claim, but would be allowable if rewritten in independent form including all of the limitations of the base claim and any intervening claims.
- 9. The following is a statement of reasons for the indication of allowable subject matter:

The prior art of record fails to teach or suggest a circuit for generating a reference current in combination with the limitations "wherein the circuit operates with a minimum supply voltage of approximately the sum of a transistor threshold voltage plus three drain saturation voltages" as called for in independent claims 1, 6 and dependent claim 14 and "wherein the pull-down transistor has one end coupled with the floating current mirror and a gate coupled with the voltage node" as called for in claim 11.

Conclusion

The prior art made of record and not relied upon is considered pertinent to applicant's disclosure. Pennock (USP 6,799,889 B2), Nagaya (USPAP 2004/0008080 A1), Zhou et al. (USP 5,955,874), Kuroda (USP 5,926,062), Kadanka et al. (USP 5,621,308) and Whitney (USP 5,637,993) are cited to teach circuits with floating current mirrors and overall structures very similar to that of applicant's claimed invention.

Any inquiry concerning this communication or earlier communications from the examiner should be directed to William Hernandez whose telephone number is (571) 272-8979. The examiner can normally be reached on Mon.-Fri. 8:30AM-5:00PM.

Art Unit: 2816

If attempts to reach the examiner by telephone are unsuccessful, the examiner's

supervisor, Timothy P. Callahan can be reached on (571) 272-1740. The fax phone number for the organization where this application or proceeding is assigned is 571-

273-8300.

Information regarding the status of an application may be obtained from the

Patent Application Information Retrieval (PAIR) system. Status information for

published applications may be obtained from either Private PAIR or Public PAIR.

Status information for unpublished applications is available through Private PAIR only.

For more information about the PAIR system, see http://pair-direct.uspto.gov. Should

you have questions on access to the Private PAIR system, contact the Electronic

Business Center (EBC) at 866-217-9197 (toll-free). If you would like assistance from a

USPTO Customer Service Representative or access to the automated information

system, call 800-786-9199 (IN USA OR CANADA) or 571-272-1000.

WH

WH 6/13/06

TUANT. LAM
PRIMARY EXAMINER